Synopsys Hiring Intern (Technical-Engineering)
Seeking a highly motivated and innovative digital verification engineer with strong theoretical and practical background in high-speed data recovery circuits. Working as part of a highly experienced mixed-signal design team, the candidate will be involved in verifying current and next generation Backplane Ethernet, PCIe, SATA, and USB 2/3 SERDES products. The position offers an excellent opportunity to work with an expert team of digital and mixed signal engineers responsible for delivering high-end mixed-signal designs. Responsibilities include: • Writing constrained-random SystemVerilog testbenches using UVM and VMM; • Creating and analyzing functional coverage and assertion coverage, and analyzing code coverage; • Defining and tracking verification testplans; • Debugging RTL and gate-level simulation failures Candidates should have experience writing scripts in languages such as Perl and Unix shell. The ideal candidate would be familiar with Verilog and SystemVerilog.
Apply HereDisclaimer: This content is only for information purpose